1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
|
/*
* Copyright (c) 2012
* MIPS Technologies, Inc., California.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the MIPS Technologies, Inc., nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE MIPS TECHNOLOGIES, INC. ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE MIPS TECHNOLOGIES, INC. BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* Author: Nemanja Lukic (nlukic@mips.com)
*/
#include "pixman-mips-dspr2-asm.h"
LEAF_MIPS_DSPR2(pixman_fill_buff16_mips)
/*
* a0 - *dest
* a1 - count (bytes)
* a2 - value to fill buffer with
*/
beqz a1, 3f
andi t1, a0, 0x0002
beqz t1, 0f /* check if address is 4-byte aligned */
nop
sh a2, 0(a0)
addiu a0, a0, 2
addiu a1, a1, -2
0:
srl t1, a1, 5 /* t1 how many multiples of 32 bytes */
replv.ph a2, a2 /* replicate fill value (16bit) in a2 */
beqz t1, 2f
nop
1:
addiu t1, t1, -1
beqz t1, 11f
addiu a1, a1, -32
pref 30, 32(a0)
sw a2, 0(a0)
sw a2, 4(a0)
sw a2, 8(a0)
sw a2, 12(a0)
sw a2, 16(a0)
sw a2, 20(a0)
sw a2, 24(a0)
sw a2, 28(a0)
b 1b
addiu a0, a0, 32
11:
sw a2, 0(a0)
sw a2, 4(a0)
sw a2, 8(a0)
sw a2, 12(a0)
sw a2, 16(a0)
sw a2, 20(a0)
sw a2, 24(a0)
sw a2, 28(a0)
addiu a0, a0, 32
2:
blez a1, 3f
addiu a1, a1, -2
sh a2, 0(a0)
b 2b
addiu a0, a0, 2
3:
jr ra
nop
END(pixman_fill_buff16_mips)
LEAF_MIPS32R2(pixman_fill_buff32_mips)
/*
* a0 - *dest
* a1 - count (bytes)
* a2 - value to fill buffer with
*/
beqz a1, 3f
nop
srl t1, a1, 5 /* t1 how many multiples of 32 bytes */
beqz t1, 2f
nop
1:
addiu t1, t1, -1
beqz t1, 11f
addiu a1, a1, -32
pref 30, 32(a0)
sw a2, 0(a0)
sw a2, 4(a0)
sw a2, 8(a0)
sw a2, 12(a0)
sw a2, 16(a0)
sw a2, 20(a0)
sw a2, 24(a0)
sw a2, 28(a0)
b 1b
addiu a0, a0, 32
11:
sw a2, 0(a0)
sw a2, 4(a0)
sw a2, 8(a0)
sw a2, 12(a0)
sw a2, 16(a0)
sw a2, 20(a0)
sw a2, 24(a0)
sw a2, 28(a0)
addiu a0, a0, 32
2:
blez a1, 3f
addiu a1, a1, -4
sw a2, 0(a0)
b 2b
addiu a0, a0, 4
3:
jr ra
nop
END(pixman_fill_buff32_mips)
LEAF_MIPS_DSPR2(pixman_composite_src_8888_0565_asm_mips)
/*
* a0 - dst (r5g6b5)
* a1 - src (a8r8g8b8)
* a2 - w
*/
beqz a2, 3f
nop
addiu t1, a2, -1
beqz t1, 2f
nop
li t4, 0xf800f800
li t5, 0x07e007e0
li t6, 0x001f001f
1:
lw t0, 0(a1)
lw t1, 4(a1)
addiu a1, a1, 8
addiu a2, a2, -2
CONVERT_2x8888_TO_2x0565 t0, t1, t2, t3, t4, t5, t6, t7, t8
sh t2, 0(a0)
sh t3, 2(a0)
addiu t2, a2, -1
bgtz t2, 1b
addiu a0, a0, 4
2:
beqz a2, 3f
nop
lw t0, 0(a1)
CONVERT_1x8888_TO_1x0565 t0, t1, t2, t3
sh t1, 0(a0)
3:
j ra
nop
END(pixman_composite_src_8888_0565_asm_mips)
LEAF_MIPS_DSPR2(pixman_composite_src_0565_8888_asm_mips)
/*
* a0 - dst (a8r8g8b8)
* a1 - src (r5g6b5)
* a2 - w
*/
beqz a2, 3f
nop
addiu t1, a2, -1
beqz t1, 2f
nop
li t4, 0x07e007e0
li t5, 0x001F001F
1:
lhu t0, 0(a1)
lhu t1, 2(a1)
addiu a1, a1, 4
addiu a2, a2, -2
CONVERT_2x0565_TO_2x8888 t0, t1, t2, t3, t4, t5, t6, t7, t8, t9
sw t2, 0(a0)
sw t3, 4(a0)
addiu t2, a2, -1
bgtz t2, 1b
addiu a0, a0, 8
2:
beqz a2, 3f
nop
lhu t0, 0(a1)
CONVERT_1x0565_TO_1x8888 t0, t1, t2, t3
sw t1, 0(a0)
3:
j ra
nop
END(pixman_composite_src_0565_8888_asm_mips)
LEAF_MIPS_DSPR2(pixman_composite_src_x888_8888_asm_mips)
/*
* a0 - dst (a8r8g8b8)
* a1 - src (x8r8g8b8)
* a2 - w
*/
beqz a2, 4f
nop
li t9, 0xff000000
srl t8, a2, 3 /* t1 = how many multiples of 8 src pixels */
beqz t8, 3f /* branch if less than 8 src pixels */
nop
1:
addiu t8, t8, -1
beqz t8, 2f
addiu a2, a2, -8
pref 0, 32(a1)
lw t0, 0(a1)
lw t1, 4(a1)
lw t2, 8(a1)
lw t3, 12(a1)
lw t4, 16(a1)
lw t5, 20(a1)
lw t6, 24(a1)
lw t7, 28(a1)
addiu a1, a1, 32
or t0, t0, t9
or t1, t1, t9
or t2, t2, t9
or t3, t3, t9
or t4, t4, t9
or t5, t5, t9
or t6, t6, t9
or t7, t7, t9
pref 30, 32(a0)
sw t0, 0(a0)
sw t1, 4(a0)
sw t2, 8(a0)
sw t3, 12(a0)
sw t4, 16(a0)
sw t5, 20(a0)
sw t6, 24(a0)
sw t7, 28(a0)
b 1b
addiu a0, a0, 32
2:
lw t0, 0(a1)
lw t1, 4(a1)
lw t2, 8(a1)
lw t3, 12(a1)
lw t4, 16(a1)
lw t5, 20(a1)
lw t6, 24(a1)
lw t7, 28(a1)
addiu a1, a1, 32
or t0, t0, t9
or t1, t1, t9
or t2, t2, t9
or t3, t3, t9
or t4, t4, t9
or t5, t5, t9
or t6, t6, t9
or t7, t7, t9
sw t0, 0(a0)
sw t1, 4(a0)
sw t2, 8(a0)
sw t3, 12(a0)
sw t4, 16(a0)
sw t5, 20(a0)
sw t6, 24(a0)
sw t7, 28(a0)
beqz a2, 4f
addiu a0, a0, 32
3:
lw t0, 0(a1)
addiu a1, a1, 4
addiu a2, a2, -1
or t1, t0, t9
sw t1, 0(a0)
bnez a2, 3b
addiu a0, a0, 4
4:
jr ra
nop
END(pixman_composite_src_x888_8888_asm_mips)
LEAF_MIPS_DSPR2(pixman_composite_over_n_8888_8888_ca_asm_mips)
/*
* a0 - dst (a8r8g8b8)
* a1 - src (32bit constant)
* a2 - mask (a8r8g8b8)
* a3 - w
*/
SAVE_REGS_ON_STACK 16, s0, s1, s2, s3, s4, s5, s6, s7
beqz a3, 4f
nop
li t6, 0xff
addiu t7, zero, -1 /* t7 = 0xffffffff */
srl t8, a1, 24 /* t8 = srca */
li t9, 0x00ff00ff
addiu t1, a3, -1
beqz t1, 3f /* last pixel */
nop
beq t8, t6, 2f /* if (srca == 0xff) */
nop
1:
/* a1 = src */
lw t0, 0(a2) /* t0 = mask */
lw t1, 4(a2) /* t1 = mask */
or t2, t0, t1
beqz t2, 12f /* if (t0 == 0) && (t1 == 0) */
addiu a2, a2, 8
and t3, t0, t1
move s0, t8 /* s0 = srca */
move s1, t8 /* s1 = srca */
move t4, a1 /* t4 = src */
move t5, a1 /* t5 = src */
lw t2, 0(a0) /* t2 = dst */
beq t3, t7, 11f /* if (t0 == 0xffffffff) && (t1 == 0xffffffff) */
lw t3, 4(a0) /* t0 = dst */
MIPS_2xUN8x4_MUL_2xUN8x4 a1, a1, t0, t1, t4, t5, t9, s0, s1, s2, s3, s4, s5
MIPS_2xUN8x4_MUL_2xUN8 t0, t1, t8, t8, s0, s1, t9, s2, s3, s4, s5, s6, s7
11:
not s0, s0
not s1, s1
MIPS_2xUN8x4_MUL_2xUN8x4 t2, t3, s0, s1, s2, s3, t9, t0, t1, s4, s5, s6, s7
addu_s.qb t0, t4, s2
addu_s.qb t1, t5, s3
sw t0, 0(a0)
sw t1, 4(a0)
12:
addiu a3, a3, -2
addiu t1, a3, -1
bgtz t1, 1b
addiu a0, a0, 8
b 3f
nop
2:
/* a1 = src */
lw t0, 0(a2) /* t0 = mask */
lw t1, 4(a2) /* t1 = mask */
or t2, t0, t1
beqz t2, 22f /* if (t0 == 0) & (t1 == 0) */
addiu a2, a2, 8
and t2, t0, t1
move s0, a1
beq t2, t7, 21f /* if (t0 == 0xffffffff) && (t1 == 0xffffffff) */
move s1, a1
lw t2, 0(a0) /* t2 = dst */
lw t3, 4(a0) /* t3 = dst */
MIPS_2xUN8x4_MUL_2xUN8x4 a1, a1, t0, t1, t4, t5, t9, s0, s1, s2, s3, s4, s5
not t0, t0
not t1, t1
MIPS_2xUN8x4_MUL_2xUN8x4 t2, t3, t0, t1, s0, s1, t9, s2, s3, s4, s5, s6, s7
addu_s.qb s0, t4, s0
addu_s.qb s1, t5, s1
21:
sw s0, 0(a0)
sw s1, 4(a0)
22:
addiu a3, a3, -2
addiu t1, a3, -1
bgtz t1, 2b
addiu a0, a0, 8
3:
blez a3, 4f
nop
/* a1 = src */
lw t1, 0(a2) /* t1 = mask */
beqz t1, 4f
nop
move s0, t8 /* s0 = srca */
move t2, a1 /* t2 = src */
beq t1, t7, 31f
lw t0, 0(a0) /* t0 = dst */
MIPS_UN8x4_MUL_UN8x4 a1, t1, t2, t9, t3, t4, t5, t6
MIPS_UN8x4_MUL_UN8 t1, t8, s0, t9, t3, t4, t5
31:
not s0, s0
MIPS_UN8x4_MUL_UN8x4 t0, s0, t3, t9, t4, t5, t6, t1
addu_s.qb t0, t2, t3
sw t0, 0(a0)
4:
RESTORE_REGS_FROM_STACK 16, s0, s1, s2, s3, s4, s5, s6, s7
j ra
nop
END(pixman_composite_over_n_8888_8888_ca_asm_mips)
LEAF_MIPS_DSPR2(pixman_composite_over_n_8888_0565_ca_asm_mips)
/*
* a0 - dst (r5g6b5)
* a1 - src (32bit constant)
* a2 - mask (a8r8g8b8)
* a3 - w
*/
SAVE_REGS_ON_STACK 20, s0, s1, s2, s3, s4, s5, s6, s7, s8
beqz a3, 4f
nop
li t5, 0xf800f800
li t6, 0x07e007e0
li t7, 0x001F001F
li t9, 0x00ff00ff
srl t8, a1, 24 /* t8 = srca */
addiu t1, a3, -1
beqz t1, 3f /* last pixel */
nop
li s0, 0xff /* s0 = 0xff */
addiu s1, zero, -1 /* s1 = 0xffffffff */
beq t8, s0, 2f /* if (srca == 0xff) */
nop
1:
/* a1 = src */
lw t0, 0(a2) /* t0 = mask */
lw t1, 4(a2) /* t1 = mask */
or t2, t0, t1
beqz t2, 12f /* if (t0 == 0) && (t1 == 0) */
addiu a2, a2, 8
and t3, t0, t1
move t0, t8
move t1, a1
lhu t2, 0(a0) /* t2 = dst */
beq t3, s1, 11f /* if (t0 == 0xffffffff) && (t1 == 0xffffffff) */
lhu t3, 2(a0) /* t3 = dst */
MIPS_2xUN8x4_MUL_2xUN8x4 a1, a1, t0, t1, s2, s3, t9, t4, s4, s5, s6, s7, s8
MIPS_2xUN8x4_MUL_2xUN8 t0, t1, t8, t8, t0, t1, t9, t4, s4, s5, s6, s7, s8
11:
not t0, t0
not t1, t1
CONVERT_2x0565_TO_2x8888 t2, t3, s4, s5, t6, t7, t4, s6, s7, s8
MIPS_2xUN8x4_MUL_2xUN8x4 s4, s5, t0, t1, s4, s5, t9, t4, s6, s7, s8, t0, t1
addu_s.qb s2, s2, s4
addu_s.qb s3, s3, s5
CONVERT_2x8888_TO_2x0565 s2, s3, t2, t3, t5, t6, t7, s1, s2
sh t2, 0(a0)
sh t3, 2(a0)
12:
addiu a3, a3, -2
addiu t1, a3, -1
bgtz t1, 1b
addiu a0, a0, 4
b 3f
nop
2:
/* a1 = src */
lw t0, 0(a2) /* t0 = mask */
lw t1, 4(a2) /* t1 = mask */
or t2, t0, t1
beqz t2, 22f /* if (t0 == 0) & (t1 == 0) */
addiu a2, a2, 8
and t3, t0, t1
move t2, a1
beq t3, s1, 21f /* if (t0 == 0xffffffff) && (t1 == 0xffffffff) */
move t3, a1
lhu t2, 0(a0) /* t2 = dst */
lhu t3, 2(a0) /* t3 = dst */
MIPS_2xUN8x4_MUL_2xUN8x4 a1, a1, t0, t1, s2, s3, t9, t4, s4, s5, s6, s7, s8
not t0, t0
not t1, t1
CONVERT_2x0565_TO_2x8888 t2, t3, s4, s5, t6, t7, t4, s6, s7, s8
MIPS_2xUN8x4_MUL_2xUN8x4 s4, s5, t0, t1, s4, s5, t9, t4, s6, s7, s8, t2, t3
addu_s.qb t2, s2, s4
addu_s.qb t3, s3, s5
21:
CONVERT_2x8888_TO_2x0565 t2, t3, t0, t1, t5, t6, t7, s2, s3
sh t0, 0(a0)
sh t1, 2(a0)
22:
addiu a3, a3, -2
addiu t1, a3, -1
bgtz t1, 2b
addiu a0, a0, 4
3:
blez a3, 4f
nop
/* a1 = src */
lw t1, 0(a2) /* t1 = mask */
beqz t1, 4f
nop
move s0, t8 /* s0 = srca */
move t2, a1 /* t2 = src */
beq t1, t7, 31f
lhu t0, 0(a0) /* t0 = dst */
MIPS_UN8x4_MUL_UN8x4 a1, t1, t2, t9, t3, t4, t5, t6
MIPS_UN8x4_MUL_UN8 t1, t8, s0, t9, t3, t4, t5
31:
not s0, s0
CONVERT_1x0565_TO_1x8888 t0, s1, s2, s3
MIPS_UN8x4_MUL_UN8x4 s1, s0, t3, t9, t4, t5, t6, t1
addu_s.qb t0, t2, t3
CONVERT_1x8888_TO_1x0565 t0, s1, s2, s3
sh s1, 0(a0)
4:
RESTORE_REGS_FROM_STACK 20, s0, s1, s2, s3, s4, s5, s6, s7, s8
j ra
nop
END(pixman_composite_over_n_8888_0565_ca_asm_mips)
|